首页 | 官方网站   微博 | 高级检索  
     


Investigation of gate oxide traps effect on NAND flash memory by TCAD simulation
Authors:He-Kun Zhang  Xuan Tian  Jun-Peng He  Zhe Song  Qian-Qian Yu  Liang Li  Ming Li  Lian-Cheng Zhao  Li-Ming Gao
Affiliation:School of Materials Science and Engineering;SanDisk Info Tech Shanghai
Abstract:The effects of gate oxide traps on gate leakage current and device performance of metal–oxide–nitride–oxide–silicon(MONOS)-structured NAND flash memory are investigated through Sentaurus TCAD. The trap-assisted tunneling(TAT)model is implemented to simulate the leakage current of MONOS-structured memory cell. In this study, trap position, trap density, and trap energy are systematically analyzed for ascertaining their influences on gate leakage current, program/erase speed, and data retention properties. The results show that the traps in blocking layer significantly enhance the gate leakage current and also facilitates the cell program/erase. Trap density ~1018 cm-3 and trap energy ~ 1 eV in blocking layer can considerably improve cell program/erase speed without deteriorating data retention. The result conduces to understanding the role of gate oxide traps in cell degradation of MONOS-structured NAND flash memory.
Keywords:NAND flash reliability  gate oxide traps  trap-assisted tunneling  TCAD simulation
本文献已被 CNKI 维普 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号