中国物理B ›› 2022, Vol. 31 ›› Issue (5): 56106-056106.doi: 10.1088/1674-1056/ac3d7e

• • 上一篇    下一篇

Strategy to mitigate single event upset in 14-nm CMOS bulk FinFET technology

Dong-Qing Li(李东青)1,2,3, Tian-Qi Liu(刘天奇)1,5, Pei-Xiong Zhao(赵培雄)1, Zhen-Yu Wu(吴振宇)4, Tie-Shan Wang(王铁山)3, and Jie Liu(刘杰)1,2,†   

  1. 1 Institute of Modern Physics, Chinese Academy of Sciences, Lanzhou 730000, China;
    2 University of Chinese Academy of Sciences, Beijing 100049, China;
    3 School of Physical Science and Technology, Lanzhou University, Lanzhou 730000, China;
    4 National University of Defense Technology, Changsha 410000, China;
    5 Tsinghua University, Beijing 100084, China
  • 收稿日期:2021-09-27 修回日期:2021-11-15 发布日期:2022-04-21
  • 通讯作者: Jie Liu,E-mail:J.Liu@impcas.ac.cn E-mail:J.Liu@impcas.ac.cn
  • 基金资助:
    Project supported by the National Natural Science Foundation of China (Grant Nos.12035019,11690041,and 62004221).

Strategy to mitigate single event upset in 14-nm CMOS bulk FinFET technology

Dong-Qing Li(李东青)1,2,3, Tian-Qi Liu(刘天奇)1,5, Pei-Xiong Zhao(赵培雄)1, Zhen-Yu Wu(吴振宇)4, Tie-Shan Wang(王铁山)3, and Jie Liu(刘杰)1,2,†   

  1. 1 Institute of Modern Physics, Chinese Academy of Sciences, Lanzhou 730000, China;
    2 University of Chinese Academy of Sciences, Beijing 100049, China;
    3 School of Physical Science and Technology, Lanzhou University, Lanzhou 730000, China;
    4 National University of Defense Technology, Changsha 410000, China;
    5 Tsinghua University, Beijing 100084, China
  • Received:2021-09-27 Revised:2021-11-15 Published:2022-04-21
  • Contact: Jie Liu,E-mail:J.Liu@impcas.ac.cn E-mail:J.Liu@impcas.ac.cn
  • About author:2021-11-26
  • Supported by:
    Project supported by the National Natural Science Foundation of China (Grant Nos.12035019,11690041,and 62004221).

摘要: Three-dimensional (3D) TCAD simulations demonstrate that reducing the distance between the well boundary and N-channel metal-oxide semiconductor (NMOS) transistor or P-channel metal-oxide semiconductor (PMOS) transistor can mitigate the cross section of single event upset (SEU) in 14-nm complementary metal-oxide semiconductor (CMOS) bulk FinFET technology. The competition of charge collection between well boundary and sensitive nodes, the enhanced restoring currents and the change of bipolar effect are responsible for the decrease of SEU cross section. Unlike dual-interlock cell (DICE) design, this approach is more effective under heavy ion irradiation of higher LET, in the presence of enough taps to ensure the rapid recovery of well potential. Besides, the feasibility of this method and its effectiveness with feature size scaling down are discussed.

关键词: TCAD simulation, FinFET, single event upset (SEU) mitigation

Abstract: Three-dimensional (3D) TCAD simulations demonstrate that reducing the distance between the well boundary and N-channel metal-oxide semiconductor (NMOS) transistor or P-channel metal-oxide semiconductor (PMOS) transistor can mitigate the cross section of single event upset (SEU) in 14-nm complementary metal-oxide semiconductor (CMOS) bulk FinFET technology. The competition of charge collection between well boundary and sensitive nodes, the enhanced restoring currents and the change of bipolar effect are responsible for the decrease of SEU cross section. Unlike dual-interlock cell (DICE) design, this approach is more effective under heavy ion irradiation of higher LET, in the presence of enough taps to ensure the rapid recovery of well potential. Besides, the feasibility of this method and its effectiveness with feature size scaling down are discussed.

Key words: TCAD simulation, FinFET, single event upset (SEU) mitigation

中图分类号:  (Theory and models of radiation effects)

  • 61.80.Az
61.80.Jh (Ion radiation effects) 85.30.De (Semiconductor-device characterization, design, and modeling)